<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: Lowering power consumption tip #1 &#8211; Avoid zeros on the I2C bus</title>
	<atom:link href="http://embeddedgurus.com/stack-overflow/2009/07/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/feed/" rel="self" type="application/rss+xml" />
	<link>http://embeddedgurus.com/stack-overflow/2009/07/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/</link>
	<description>Thoughts on embedded systems by Nigel Jones</description>
	<lastBuildDate>Fri, 10 Feb 2012 14:37:44 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.2.1</generator>
	<item>
		<title>By: Anonymous</title>
		<link>http://embeddedgurus.com/stack-overflow/2009/07/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/comment-page-1/#comment-253</link>
		<dc:creator>Anonymous</dc:creator>
		<pubDate>Fri, 24 Jul 2009 09:32:42 +0000</pubDate>
		<guid isPermaLink="false">http://www.gfcdev.org/test-stack/2009/07/17/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/#comment-253</guid>
		<description>Thanks!!</description>
		<content:encoded><![CDATA[<p>Thanks!!</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Nigel Jones</title>
		<link>http://embeddedgurus.com/stack-overflow/2009/07/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/comment-page-1/#comment-252</link>
		<dc:creator>Nigel Jones</dc:creator>
		<pubDate>Thu, 23 Jul 2009 10:55:04 +0000</pubDate>
		<guid isPermaLink="false">http://www.gfcdev.org/test-stack/2009/07/17/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/#comment-252</guid>
		<description>In general - no. Most SPI hardware uses the standard CMOS structure, such that there is no preferential state (low, high) for minimizing power. Instead the power is consumed mostly during transitions. Having said that, I have seen SPI implementations that effectively use an open-drain architecture in order to perform voltage level translation (used when the processor and the peripheral are running at different voltages). If this describes your hardware then these technique would probably work well for you.</description>
		<content:encoded><![CDATA[<p>In general &#8211; no. Most SPI hardware uses the standard CMOS structure, such that there is no preferential state (low, high) for minimizing power. Instead the power is consumed mostly during transitions. Having said that, I have seen SPI implementations that effectively use an open-drain architecture in order to perform voltage level translation (used when the processor and the peripheral are running at different voltages). If this describes your hardware then these technique would probably work well for you.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Anonymous</title>
		<link>http://embeddedgurus.com/stack-overflow/2009/07/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/comment-page-1/#comment-251</link>
		<dc:creator>Anonymous</dc:creator>
		<pubDate>Thu, 23 Jul 2009 10:41:03 +0000</pubDate>
		<guid isPermaLink="false">http://www.gfcdev.org/test-stack/2009/07/17/lowering-power-consumption-tip-1-avoid-zeros-on-the-i2c-bus/#comment-251</guid>
		<description>Does this work for SPI too?</description>
		<content:encoded><![CDATA[<p>Does this work for SPI too?</p>
]]></content:encoded>
	</item>
</channel>
</rss>

